Design of Smart Alu with Error Detection and Correction at Input Side
Abinet Arba
Abinet Arba, (MSc) Lecturer, Department of Electrical and Computer Engineering, Woliata Sodo University Ethiopia.
Manuscript received on 01 September 2022 | Revised Manuscript received on 10 September 2022 | Manuscript Accepted on 15 September 2022 | Manuscript published on 30 December 2023 | PP: 11-30 | Volume-2 Issue-2, September 2022. | Retrieval Number: 100.1/ijvlsid.A1212033123 | DOI: 10.54105/ijvlsid.A1212.092222
Open Access | Ethics and Policies | Cite | Zenodo | Indexing and Abstracting
© The Authors. Published by Lattice Science Publication (LSP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: We are moving towards the era of scaling down of transistor size, short channel effects (SCEs) and errors are becoming major concern. NSFET is emerging transistors, which gives better SCEs performance compared to conventional MOSFET and FinFET transistors. In this paper, (7, 4) Hamming code was implemented at input side of ALU to prevent error which occur when the transistors size decreases (scale down). The efficiency of any system depends on the performance of internal components. If internal components satisfy the criteria of area, power and delay, the system will always be a efficient system, therefore in this paper the smart ALU was designed by making the internal components to satisfy criteria of area, power and delay. All internal components of ALU including (7, 4) Hamming code was designed by using MICROWIND 3.9 and DSCH 3.9 software and each component design was started from schematic diagram and moved up to automatic physical design by using Verilog code and including post layout simulation with spice netlist which contains parasitic parameters and finally area, power consumption, propagation delay including global delay analysis with RC information and operating frequency of each internal components of ALU was measured and compared with existing one and also Number of error detected and corrected was measured. Two kind of technology was used depending on their advantages (3nm technology for arithmetic design and 7nm technology for remain component design).
Keywords: NSFET, Fin FET, SCEs, Error, (7, 4) Hamming code, MICROWIND 3.9, DSCH 3.9, schematic diagram, physical design, Verilog code.
Scope of the Article: VLSI Circuits and Design