


Mathematical Foundations of AI-Based Secure Physical Design Verification

Raj Sandip Parikh, Khushi Parikh



Abstract: Concerns about hardware security are raised by the increasing dependence on third-party Semiconductor Intellectual Property in system-on-chip design, especially during physical design verification. Traditional rule-based verification methods, such as Design Rule Checking (DRC) and Layout vs. Schematic (LVS) checking, together with side-channel analysis indicated apparent deficiencies in dealing with new forms of threat. The impossibility of distinguishing dependable from malicious insertions in ICs makes it hard to prevent such dangers as hardware Trojans (HTs); side-channel vulnerabilities remain everywhere, and modifications at various stages of the manufacturing process can be hard to detect. This thesis addresses these security challenges by defining a theoretical AI-driven framework for secure physical design verification that couples graph neural network models (GNNs) and probabilistic modeling with constraints optimized to maximize IC security. This approach views physical design verification as graph-based machine learning: GNNs identify unauthorized modifications or discrepancies between the layout and circuit netlist through the acquisition of behavioral metrics and structural feature extraction of netlist data. A probabilistic DRC model is derived after processing some learning data using recurrent algorithms. This model departs from the rigid rules of traditional deterministic DRC in that it uses machine learning-based predictions to estimate the likelihood that design rules will be violated. Also, we can model mathematical foundations for the secure routing as a constrained pathfinding problem for all myths addressed above concerning these different methods—moves are optimized to avoid sources of security problems. These problems might include crosstalk-induced leakage and electromagnetic side-channel threats. Lagrange multipliers and Karush-Kuhn-Tucker (KKT) conditions are included in verification to maintain security constraints while ensuring efficient use of resources. Then, HT detection is reformulated as GNN-based node embeddings, whose information propagation throughout the circuit graph picks up modifications at boundary nodes and those less deep in the structure. As an alternative to experience-based anomaly detection proposed in earlier work, a theoretical softmax-based anomaly classification framework is put forward here to model HT insertion probabilities, gathering acceptable anomalies at various levels of circuit design from RTL-level to Gate-level as necessary. The capturing of side-channel signals becomes the focus of a deep learning-based theoretical run-time anomaly detection model, aiming at power and electromagnetic (EM)

leakage patterns so that all potential threats can be detected early on. This theoretical framework provides a conceptual methodology for scalable, automated, and robust security verification in modern ICs through graph-based learning, and constrained optimization methods. It lays a foundation to advance secure semiconductor designs further using AI-driven techniques without recourse to benchmarks or empirical validations.

Keywords: Graph Neural Networks (GNNs), Reinforcement Learning (RL) in Secure Routing, Softmax-Based Anomaly Detection, Karush-Kuhn-Tucker (KKT) Conditions for IC Security, Deep Learning for IC Runtime Anomaly Detection, Lagrange Multipliers for Security Constraints

Abbreviations:

DRC: Design Rule Checks,
LVS: Layout vs Schematic,
GNNs: Graph Neural Networks,
KKT: Karush-Kuhn-Tucker,
RL: Reinforcement Learning,
HT: Hardware Trojans,
IC: Integrated Circuit,
EM: Electromagnetic

I. INTRODUCTION

This quickening development of semiconductor expertise particularly increases the fears about hardware security for physical design inspection. Hardware security testing practices are based on patterns. Still, as increasingly sophisticated attackers have demonstrated, they are no match for Trojan horses built into hardware, side-channel vulnerabilities, post-layout hidden mods, and so on [1]. These methods also concentrate on functional correctness and manufacturability more than dynamic security risks, which arise at every stage of the design process, from Register Transfer Level (RTL) to layout synthesis [2]. Since most design engineers are not particularly familiar with security at System-on-Chip, this situation will improve. In turn, however, it will have little effect on the fact that we can't trust others to build our chips, and there are particular security loopholes in this Golden Reference Model-based chip. Semiconductor Manufacturing makes the increasing integration of designs from third-party suppliers possible, bringing risks of nonstandard golden reference-based security models [3]. This paper introduces a new technique for security model validation based on a cross-layer, AI-driven, theoretical verification method that employs Graph Neural Networks (GNNs) in reinforcement learning (RL) and constrained optimization. By treating security verification like a graph-based learning problem, these methods systematically analyze structural weaknesses, unauthorized routing changes, and design modifications introduced by opponents [4]. Moreover, secure route optimization is

Manuscript received on 24 February 2025 | First Revised Manuscript received on 03 March 2025 | Second Revised Manuscript received on 09 March 2025 | Manuscript Accepted on 15 March 2025 | Manuscript published on 30 March 2025.

*Correspondence Author(s)

Raj Parikh, Department of Electrical Engineering, Altera Corporation, San Jose (California), United States of America (USA). Email ID: rparikh356@gmail.com, ORCID ID: 0009-0004-1467-8055

Khushi Sandip Parikh*, Department of Computer Science, California State University, North Ridge (California), United States of America (USA). Email ID: khushiparikh356@gmail.com

© The Authors. Published by Lattice Science Publication (LSP). This is an [open access](https://creativecommons.org/licenses/by-nc-nd/4.0/) article under the CC-BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>)

developed as a problem for reinforcement learning to solve. In this approach to layout, the learning agent minimizes EM (electromagnetic) leakage and crosstalk-induced side hazards without sacrificing manufacturability while maintaining layout quality [5]. This theoretical model spans every abstraction layer, increasing independence from justification and golden reference models and thus yields reliable scalability and usability [6].

A. Key Challenges

Conventional security check methods have severe defects. They are reactive, which means they can only find known threats based on predefined confirmations. Because of this, no known attack vectors are in operation, and no one knows whether HT exists. Deviating from this approach may prove dangerous for new insertion techniques and covert channels. However, yet unseen adversarial changes mean the rule-based check engine fails to cover these. Moreover, in modern IC verification process flows, which check for design rule observation, layout vs. schematic (LVS) concurrence, and timing closure, implications of the stealthy hardware modifications occurring in every development phase are frequently ignored [9]. A further obstacle is the reliance on golden reference models, which presumes a trustworthy, HT-free starting design exists. However, in the outsourced IC manufacturing setting, it is impossible to get such security references, making traditional mechanical methods or even recent models from effective analysis ineffective against the new types of attacks [10].

Finally, hardware security problems go beyond HT detection. They embrace IC cloning, malicious modifications, side channel leakage attacks, supply chain risk, and a dozen other issues [11]. For these, we need a strategy driven by self-adaptation rather than intelligence [12]. Most current work on hardware safety tries to harness lightweight PUFs for authentication and models from machine learning-resistant cryptography to prevent key extraction attacks [13]. However, these methods cannot frequently adapt to new threats [18]. At most, they apply machine learning to search for new approaches [19]. Emerging AI-driven security approaches provide dynamic anomaly detection and reinforcement learning-based security optimization to ease these ills [20].

AI-based frameworks that model IC layouts as heterogeneous graphs can learn hidden security trends, discover unallowable routing changes, and expose adversarial changes typically left uncovered by traditional rule-based systems [14].

B. Scope of the Paper

The paper formalized a cross-layer AI-driven security verification framework that tackles the problems of regular hardware security models. The model rethinks hardware security verification of ICs along the following avenues:

- i. Graph Neural Networks (GNNs) for Security-aware Anomaly Detection:
 - Facilitates circuit-level inconsistencies arising from Trojan insertions and stealthily modified routing.
- ii. AI-enhanced Design Rule Checking or Rule Closing Procedure (AI-DRC):
 - This design begins with hand-picking matters (probabilistic) that can lead to security violations.

- Moves beyond judgment on a static set of rules, looking ahead to whether security violations result from their application.
- iii. Security-aware Routing Optimization:
 - Under the framework of reinforcement learning-based dynamic path selection.
 - Minimizes adjacent noise and parasitic power.
 - Reduces the switching speed of crosstalk and number rays by prioritizing EM dissipation levels.
 - This improves security vulnerability.
 - iv. Lagrange Multiplier-based Constrained Optimization:
 - Employed to make security constraints uniformly enforced mathematically.
 - Ensures scalability and achieves efficiency.
 - v. Softmax Basis for Trojan Detection:
 - Security scores are propagated through GNN node embeddings on an IC layout graph.
 - Nodes are classified as benign or compromised.

The verification model proposed in this paper is based on AI and eliminates the reliance on padding or padding layers. Without artificially assisted judgment (golden references), future chip manufacturing processes are ensured to have fewer determinable security testing points.

C. Significance of Study

The significance of this study lies in its ability to embed AI-driven, probabilistic security verification methods across multiple layers, surpassing traditional rule-based verification systems [1]. With fast-moving hardware security risks, traditional pattern-based checking techniques cannot meet the increasing complexity of attacks from adversaries, including hardware Trojans (HTs), side-channel vulnerabilities, and victim layout retrofits that fall beyond their scope [3]. The next generation of integrated circuits requires that the system be adaptive, and that AI-style dynamically assesses risks and deploy proper measures for real-time responses against such attacks [5]. In trying to improve current verification techniques, Graph Neural Networks (GNNs) have emerged as a very effective hardware verification tool for finding malfunctions. GNN-based anomaly detection differs from traditional heuristic models because it enables mathematical modeling and categorization without reliance on pre-labeled empirical data sets, which are typically narrow in scope and have dubious applicability [6]. This simplifies and promotes verification automation in hardware security research, which greatly reduces reliance on human annotations in safety IC processes [8]. FEXT optimization for secure routing is essential to minimizing EM leakage and crosstalk-induced risks. Routing paths based on AI and security measures of reinforcement learning can adapt dynamically and optimally while conforming to performance demands and safety constraints [10]. Such methods raise the security resistance level of semiconductor designs, which has long been a thorny problem in the struggle for traditional security verification [12]. In a scalable AI-based intelligent IC verification process, introducing collaborative security through federated learning will let semiconductor foundries anonymously share any discoveries among them without fear of publicizing proprietary design. This decentralized learning mode enhances the overall security environment for semiconductors

worldwide, with participants able to respond collectively and still preserve proprietary rights in their work [14]. It reduces security defects at multiple fabrication points—which means it is possible to enter prevention work at an early stage of risk before there is any chance that an attack vector may be developed [15]. This report lays out a large-scale and theoretically sound framework for creating trusted semiconductor manufacturing installations by employing AI-driven models in hardware security authentication rather than those that rely merely on rules [16]. Plus, it raises questions regarding the future of cloud-based security infrastructures and AI-assisted verification models—not only in detecting hardware Trojans but also in creating dependable semiconductor safety solutions [17].

II. METHODOLOGY AND IMPLEMENTATION

To formally verify the security, an integrated circuit (IC) is converted into a multi-layer heterogeneous graph. In this graph, the nodes are actual circuit components such as gates and vias—physical points where wires cross inside metal layers (this layer's attribute)—and connections between them are represented by edges. Each DRC rule is converted to a requirement function that a subset of the IC graph must meet; in this way, the design only passes verification if all restraints are satisfied [3].

$$Ri(G) = \{1, \text{if DRC rule } i \text{ is satisfied } 0, \text{otherwise} \dots (1)$$

The overall DRC compliance function is given by:

$$R(G) = \sum^n i = 1 Ri(G) \dots (2)$$

where N is the total number of DRC rules, ensuring that a design passes DRC verification only when all rules hold true [3].

Design Rule Checking (DRC) Compliance Function

The DRC compliance function can be represented as:

$$G = (V, E, L) \dots (3)$$

- V consists of nodes such as gates, vias, and interconnections.
- E is a collection of edges corresponding to the metal layers and routing interconnections on an integrated circuit.
- L indicates layer-specific information like diffusion and polysilicon.

Incidentally, it will be conducive to simplifying the subsequent discussion if we refer to different designs by numerical indices, but hereafter, we shall use the abbreviation 'the unnumbered point' for just such a node.

For LVS verification, we cast the problem as a graph-isomorphism test: the schematic netlist graph G_s must match the netlist layout-and-extractor graph G_L . We name a function ϕ for this mapping: a match function must check (5) at each node:

$$\phi: G_s \rightarrow G_L, \forall v \in V_s, \exists v' \in V_L, \text{ where } \phi(v) = v' \dots (4)$$

The LVS violation function measures discrepancies:

$$\delta = \sum(\text{from } i = 1 \text{ to } |V_s|) \delta(V_s^i, V_L^i) \dots (5)$$

where $\delta(x, y)$ returns 1 if the two nodes do not match, otherwise 0. If $\delta > 0$, a mismatch is detected, failing LVS

verification [4]. To address LVS verification challenges, we define the problem as a graph isomorphism check between the schematic netlist graph $G_s = (V_s, E_s)$ and the layout-extracted netlist graph $G_L = (V_L, E_L)$. A mismatch function $V_{diff} = V_s - V_L$ is used, where a non-empty V_{diff} indicates a failure in LVS verification.

Routing security is addressed through applying AI-driven optimization to mitigate crosstalk, electromagnetic (EM) leakage, and side-channel risks. Routing should be made into a Constrained Shortest-path Problem: we aim to minimize the following expression on routing distance:

$$P^* = \arg \min_p \in \mathcal{P} \sum (u, v) \in \mathcal{P} w(u, v) \quad (6)$$

where P represents all possible paths, and $w(u, v)$ represents the routing cost considering wirelength, congestion, and security risks. A security-aware routing function minimizes:

$$S(P) = \sum (u, v) \in \mathcal{P} \lambda_1 \cdot \text{crosstalk}(u, v) + \lambda_2 \cdot \text{EM leakage}(u, v) \dots (7)$$

with the total cost function:

$$C(P) = \alpha \sum w(u, v) + \beta S(P) \dots (8)$$

ensuring that the AI-based routing engine optimizes performance while maintaining security constraints [5].

The parameters α and β serve as weighting coefficients that regulate the balance between two distinct components. The coefficient α determines the contribution of this term to the overall cost function. By adjusting α and β , one can prioritize different aspects of the problem, making these parameters crucial in tuning the behavior of the objective function in applications such as machine learning, optimization, or graph-based modeling.

Graph Neural Networks (GNNs) play a crucial role in anomaly detection and layout learning. Each node feature is updated iteratively using:

$$h_v^{(l+1)} = \sigma \left(W \cdot \sum_{u \in N(v)} e_{uv} h_u^{(l)} \right) \dots (9)$$

where W is a trainable weight matrix, σ is an activation function, and $N(v)$ represents the neighboring nodes of v. This enables GNNs to identify structural anomalies introduced by hardware Trojans [6]. Score functions determine whether a circuit component is secure or compromised. The probability of a secure design is modeled using an energy-based function:

$$P(X) = (1/Z) e^{-E(X)} \dots (10)$$

Security Score (Softmax Classification) - where z_i is the **logit value** for secure classification.

$$P_{\text{secure}}(G) = e^{z_i} / \sum_j e^{z_j} \dots (11)$$

$E(X)$ quantifies deviation from verified designs. An anomaly score is computed as:

$$A(X) = E(X) - \mathbb{E}_{x' \sim P(X)} [E(x')] \dots (12)$$

where a higher A(X) value indicates potential security risks [7]. Federated learning further enhances verification by training AI models across multiple fabrication sites while preserving data privacy. The federated

learning update rule aggregates local models:

$$\theta^{(t+1)} = \sum_{i=1}^N (m_i / M) \theta_i^{(t)} \dots (13)$$

where $\theta_i^{(t)}$ are local model weights, and m_i are the samples per fabrication node, ensuring collaborative, privacy-preserving training [8].

For AI-driven security verification, Graph Neural Networks (GNNs) are employed to analyze circuit layouts, leveraging adjacency matrices A and node attributes X . The node feature updates follow the propagation rule:

$$H^{(l+1)} = \sigma(\tilde{A} H^{(l)} W^{(l)}) \dots (14)$$

where $H^{(l)}$ is the node representation at layer l , $W^{(l)}$ is the trainable weight matrix, σ is the activation function, and A is the normalized adjacency matrix.

For stable learning, we impose:

$$\sum_{l=1}^L \|W^{(l)}\|^2 \leq \lambda \dots (15)$$

where λ is a bound ensuring weight stability. The eigen value decomposition of A guarantees that propagation does not lead to vanishing or exploding gradients, ensuring that the model effectively learns circuit vulnerabilities. Anomalous circuit modifications are detected using an energy-based function:

$$P_{\text{secure}}(G) = e^{-E(G)} \dots (16)$$

where $E(G)$ quantifies deviations from expected circuit layouts, and a higher energy score indicates security threats. Federated learning is incorporated to train AI models across multiple fabrication sites, ensuring privacy-preserving security updates. The global model aggregation follows:

$$w_t = \sum_{i=1}^N (n_i / n) w_i \dots (17)$$

where w_i are local model weights, n_i is the sample size at site i , and N is the total number of participating sites.

In a case study involving an AI-based hardware Trojan detection system applied to a 4-bit ALU, the methodology identifies a malicious XOR gate modification in the carry path. The extracted netlist graph G_{mod} is compared with the original schematic graph G_{orig} and a classification function:

$$P(T | G) = e^{z_i} / \sum_j e^{z_j} \dots (18)$$

predicts the likelihood of a node belonging to a Trojan circuit. The AI model achieves high detection accuracy by leveraging node embeddings and anomaly classification.

Mathematical optimization plays a crucial role in ensuring secure physical design. A cost function is defined as:

$$J(\theta) = \sum_{i=1}^m L(y_i, f(x_i; \theta)) \dots (19)$$

where L is the loss function, y_i are ground truth labels, and $f(x_i; \theta)$ is the security-aware predictor. Security constraints are enforced using Lagrange multipliers:

$$L(\theta, \lambda) = J(\theta) + \lambda \cdot C(G) \dots (20)$$

ensure optimal security-aware verification.

Additional optimization techniques include adversarial robustness strategies such as adversarial training using an attack-resilient Trojan Classification Distance (TCD):

$$\text{TCD}_a(E_t, f) = (1 / |E_t|) \sum_{e_t \in E_t} |\log f(x_{e_t})|^{\alpha} \dots (21)$$

where α determines the sensitivity to adversarial modifications. Reducing TCD_a minimizes false positives while enhancing Trojan detection reliability.

The AI-driven secure physical design verification framework integrates these mathematical models and learning techniques, ensuring scalable and adaptive security verification for modern semiconductor manufacturing.

A case study involving hardware Trojan detection in a 4-bit ALU illustrates the framework's effectiveness. A Trojan is inserted by modifying the carry path of a full adder with an XOR gate, altering graph structure and connectivity. GNN-based anomaly detection identifies unexpected XOR insertions by comparing extracted netlist graphs:

$$P(\text{Trojan} | v) = \text{softmax}(W_o \cdot h_v) \dots (22)$$

where W_o represents final classification weights, and h_v is the GNN-learned embedding for node v [9]. The AI model successfully flags Trojan nodes with a probability of 0.97, demonstrating high detection accuracy [10].

To ensure constraint-aware verification, AI-based mathematical optimization is employed. The cost function incorporates DRC, LVS, and routing constraints:

$$J(\theta) = \sum_{i=1}^N (\lambda_1 V_{\text{DRC}}(G_i) + \lambda_2 V_{\text{LVS}}(G_i) + \lambda_3 V_{\text{R}}(G_i)) \dots (23)$$

where each term quantifies security violations in DRC, LVS, and routing. The Lagrange optimization formulation is defined as:

$$L(\theta, \lambda) = J(\theta) + \lambda \cdot C(G) \dots (24)$$

where λ is a Lagrange multiplier enforcing security constraints. The optimization satisfies Karush-Kuhn-Tucker (KKT) conditions:

$$\nabla J(\theta) + \lambda \nabla C(G) = 0, \lambda C(G) = 0, C(G) \leq 0 \dots (25)$$

ensuring provably secure verification while maintaining design performance [11]. By integrating AI-driven anomaly detection, secure routing optimization, and mathematical modeling, this framework provides a scalable, automated, and adaptive approach to IC security verification [12]. The AI-driven methodology continuously evolves, ensuring that security verification adapts dynamically to counter emerging threats, making it an essential part of next-generation semiconductor manufacturing [13]. For large-scale ICs, computational overhead is a concern [14]. The complexity of GNN training is approximately:

$$\mathcal{O}(|V| + |E|) \dots (26)$$

where $|V|$ and $|E|$ are the number of nodes (gates) and edges (interconnects). Compared to traditional rule-based verification, which has an exponential complexity for large-scale circuits, the proposed model scales efficiently.

III. EVALUATION BASED ON AGGREGATOR, COMBINATION AND READOUT FUNCTIONS

The Multi-View Verification method presents a system supporting a layered layout such that evaluation criteria are discernible from the structure itself. The nodes of the graph are the components of the circuit, and the links are how they are laid out and connected.



The capabilities of the verification method can be accessed via aggregator functions, combination functions, and a readout. In this way, the model can capture a circuit's local and global context.

Aggregator functions are employed in Graph Neural Networks (GNNs) to collect and summarize information from a user's neighbors, thereby allowing the model to learn local characteristics in IC layouts. Where $h_v^{(t+1)}$ is the updated feature of node v , $N(v)$ represents neighboring nodes, and AGG is the aggregation function. Many common aggregators include:

$$h_v^{(t+1)} = \text{AGG}(\{h_u^{(t)} \mid u \in N(v)\}) \dots (27)$$

where $h_v^{(t+1)}$ is the updated feature of node v , $N(v)$ represents neighboring nodes, and AGG is the aggregation function. Common aggregators include:

Mean Aggregator (Averaging Neighbor Features)

$$h_v^{(t+1)} = (1 / |N(v)|) \sum(u \in N(v)) h_u^{(t)} \dots (28)$$

This smoothens node features, reducing noise in circuit layouts [1].

Max Pooling Aggregator (Capturing Maximum Influence)

$$h_v^{(t+1)} = \max(\text{ReLU}(W h_u^{(t)})) \text{ for } u \in N(v) \dots (29)$$

This highlights dominant neighbor features, useful in Trojan detection.

LSTM-Based Aggregator (Capturing Sequential Dependencies)

$$h_v^{(t+1)} = \text{LSTM}(h_u^{(t)} \mid u \in N(v)) \dots (30)$$

Useful for modeling propagation effects in circuit timing analysis [2].

Combination functions: After all the aggregation is done, the combination function ensures that the updated node representation retains its original property and can reflect neighbors' influence. Where standard COMBINE functions include:

$$h_v^{(t+1)} = \sigma(W \cdot \text{COMBINE}(h_v^{(t)}, h_v^{\text{agg}})) \dots (31)$$

where common COMBINE functions include:

Concatenation: This retains distinctive self-information and neighborhood context.

$$\text{COMBINE}(h_v^{(t)}, h_v^{\text{agg}}) = [h_v^{(t)} \parallel h_v^{\text{agg}}] \dots (32)$$

Weighted Sum: Useful when balancing local vs. global importance in verification [3].

$$\begin{aligned} \text{COMBINE}(h_v^{(t)}, h_v^{\text{agg}}) \\ = W_1 h_v^{(t)} + W_2 h_v^{\text{agg}} \dots (33) \end{aligned}$$

Residual Connection (Skip Connection): Helps stabilize deeper GNN layers, preventing gradient vanishing.

$$\begin{aligned} \text{COMBINE}(h_v^{(t)}, h_v^{\text{agg}}) \\ = h_v^{(t)} + \text{ReLU}(W h_v^{\text{agg}}) \dots (34) \end{aligned}$$

Readout functions: These aggregate node embeddings into a global view of all nodes on the circuit, permitting the highest-level classification or verification. Standard READOUT functions include:

$$h_G = \text{READOUT}(\{h_v \mid v \in V\}) \dots (35)$$

Sum Readout: This method works when nothing and gates the need as trivial, such as in Trojan localization.

$$h_G = \sum(v \in V) h_v \dots (36)$$

Mean Readout: The node layout is balanced so that this method becomes effective.

$$h_G = (1 / |V|) \sum(v \in V) h_v \dots (37)$$

Max Pooling Readout: This identifies the dominant security issues and makes them easy to spot in local Trojan detection.

$$h_G = \max(h_v) \text{ for } v \in V \dots (38)$$

Attention-Based Readout: Here, the attention weight α_v assigning values to different nodes gives adaptive verification the chance of improvement [5].

$$h_G = \sum(v \in V) \alpha_v h_v \dots (39)$$

IV. COMPARISON WITH EXISTING MODEL

AI-driven secure physical design verification, which is a burgeoning field, has been directly addressed by several research efforts. They resorted to rule-based methods, machine learning, and hybrid techniques for hardware security challenges. Anomaly detection and specifically constrained optimization based on GNNs proposes a new method since existing methods lack many aspects that will be key for the future: federated learning, policies learning involving security for the route itself (routing security), and AI-based design rule checking (DRC).

Table-I: Comparison with Existing Models

EDA Tool	Potential Integration
Cadence Innovus	AI-based security-aware routing optimization
Synopsys IC Compiler	AI-driven DRC and LVS validation
Siemens Calibre	Graph-based hardware Trojan detection

Table-II: Integration into Existing EDA Tools

Methodology	Strengths	Limitations	How Our Model Improves
Golden Reference-Based Verification	High accuracy for known threats	Requires trusting chips, and outsourced design cannot be accommodated	Our model eliminates the dependency on golden reference by employing AI-based anomaly detection.
Machine Learning (ML) for Security Verification	Adaptable to emerging threats	Fields require large amounts of labeled data.	Our GNN-based framework uses graph structure learning to achieve larger generalization
SAT-Based Trojan Detection	Effective for combinational Trojans	Fails on HTs (both sequential and deep).	Our approach uses deep learning to capture structural and behavioral anomalies.
Side-Channel Analysis for Hardware Security	Detects Trojans via power/EM signatures	Minor errors in the data or disturbances caused by environmental constraints	To mitigate side-channel hazards, our framework integrates power/routing optimization based on AI.

V. FUTURE DIRECTIONS

Although the paper is theoretical, discussing how this model could be implemented in real-world EDA tools would enhance its applicability.

Integration into Existing EDA Tools

Hardware Deployment Considerations

- **Computational Overhead:** AI models require high-performance GPUs for training, yet one can use FPGAs to implement them in a real-time security monitoring application.
- **Compatibility with Commercial Foundries:** A federated learning approach ensures one can train AI models across different IC manufacturers while keeping the design confidential.

Discussing real-world feasibility ensures that the theoretical framework has practical adoption potential.

VI. CONCLUSION

The proposed AI-driven secure physical design verification framework adopts graph-based learning, constrained optimization, and federated AI anomaly detection as a theoretical foundation for next-generation IC security verification. Modeling IC verification as an adaptive security-aware optimization problem removes any dependence on so-called golden reference models and ensures that porting-level issues are adequately addressed under pressure from implementation considerations. Future research directions should focus on:

Quantum-Resilient IC Security – Extending the AI model to verify quantum-secure cryptographic designs.

Adversarial AI Training for Hardware Security: Enhancing model robustness against adversarial attacks that try to evade anomaly detection.

Integration with Cloud-Based EDA Platforms – Making it possible for IC manufacturers to use scalable and distributed methods in constructing their security environments.

By offering a mathematically rigorous and scalable security model, this paper provides a path for semiconductor manufacturers to move to AI, the trusted assistant.

ACKNOWLEDGMENT

It is optional. The preferred spelling of the word “acknowledgment” in American English is without an “e” after the “g.” Use the singular heading even if you have many acknowledgments. Avoid expressions such as “One of us (S.B.A.) would like to thank” Instead, write “F. A. Author thanks” *Sponsor and financial support acknowledgments are placed in the unnumbered footnote on the first page.*

DECLARATION STATEMENT

Authors are required to include a declaration of accountability in the article, counting review-type articles, that stipulates the involvement of each author. The level of detail differs; Some subjects yield articles that consist of isolated efforts that are easily voiced in detail, while other areas function as group efforts at all stages. It should be after the conclusion and before the references.

After aggregating input from all authors, I must verify the accuracy of the following information as the article's author.


- **Conflicts of Interest/ Competing Interests:** Based on my understanding, this article has no conflicts of interest.
- **Funding Support:** This article has not been funded by any organizations or agencies. This independence ensures that the research is conducted with objectivity and without any external influence.
- **Ethical Approval and Consent to Participate:** The content of this article does not necessitate ethical approval or consent to participate with supporting documentation.
- **Data Access Statement and Material Availability:** The adequate resources of this article are publicly accessible.
- **Authors Contributions:** The authorship of this article is contributed equally to all participating individuals.

REFERENCES

1. Faezi, S., Yasaei, R., & Al Faruque, M. A. (2021). *HTnet: Transfer learning for golden chip-free hardware Trojan detection*. University of California, Irvine. [IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems](https://doi.org/10.1109/TCAD.2021.3086686), 41(4), 9474076. DOI: <https://doi.org/10.1109/TCAD.2021.3086686>
2. Yasaei, R., Yu, S.-Y., & Al Faruque, M. A. (2021). *GNN4TJ: Graph neural networks for hardware Trojan detection at register transfer level*. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE). DOI: <https://doi.org/10.23919/DATES1398.2021.9474174>
3. Hasegawa, K., Yanagisawa, M., & Togawa, N. (2017). *Trojan-feature extraction at gate-level netlists and its application to hardware-Trojan detection using random forest classifier*. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. DOI: <https://doi.org/10.1109/ISCAS.2017.8050827>
4. Lashen, H., Alrahis, L., Knechtel, J., & Sinanoglu, O. (2023). *TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection*. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. DOI: <https://doi.org/10.48550/arXiv.2301.11804>
5. Dey, S., Park, J., Pundir, N., Saha, D., Shuvo, A. M., Mehta, D., Asadi, N., Rahman, F., Farahmandi, F., & Tehranipoor, M. (2022). *Secure Physical Design*. Cryptology ePrint Archive, Paper 2022/891. Retrieved from <https://eprint.iacr.org/2022/891>; DOI: http://doi.org/10.1007/978-3-031-58687-3_9.
6. Yasaei, R., Chen, L., Yu, S.-Y., & Al Faruque, M. A. (2022). *Hardware Trojan Detection using Graph Neural Networks*. arXiv preprint arXiv:2204.11431. DOI: <https://doi.org/10.48550/arXiv.2204.11431>
7. Kiruthika, R., Saranraj, N., Chandru, K., Geethapriya, N., Kiruthika, S. V., & Raja, S. (2023). *Exploring the Frontiers: Innovations in Semiconductor Technology and AI-Driven SoC Design*. SSRN Electronic Journal. DOI: <https://doi.org/10.2139/ssrn.5086781>
8. Alrahis, L., Patnaik, S., Hanif, M. A., Shafique, M., & Sinanoglu, O. (2021). *UNTANGLE: Unlocking Routing and Logic Obfuscation Using Graph Neural Networks-based Link Prediction*. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE. DOI: <https://doi.org/10.1109/ICCAD51958.2021.9643476>
9. Alrahis, L., Knechtel, J., Klemme, F., Amrouch, H., & Sinanoglu, O. *GNN4REL: Graph Neural Networks for Predicting Circuit Reliability Degradation*. DOI: <https://doi.org/10.48550/arXiv.2208.02868>
10. Parikh, R., & Parikh, K. (2025). *Survey on Hardware Security: PUFs, Trojans, and Side-Channel Attacks*. Preprints.org. DOI: <https://doi.org/10.20944/preprints202501.1559.v1>
11. Yasaei, R., Faezi, S., & Al Faruque, M. A. (2022). *Golden Reference-Free Hardware Trojan Localization Using Graph Convolutional Network*. In Proceedings of the 2022 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE. DOI: <https://doi.org/10.1109/TVLSI.2022.3191683>
12. Alrahis, L., Sengupta, A., Knechtel, J., Patnaik, S., Saleh, H., Mohammad, B., Al-Qutayri, M., & Sinanoglu, O. (2021). *GNN-RE: Graph Neural Networks for Reverse Engineering of Gate-Level Netlists*. IEEE Transactions on Computer-Aided Design of Integrated Circuits

- and Systems, 41(8), 2435-2448. DOI: <https://doi.org/10.1109/TCAD.2021.3110807>
13. Yao, F., Fang, H., Doroslovački, M., & Venkataramani, G. (2019). *COTSknight: Practical Defense against Cache Timing Channel Attacks using Cache Monitoring and Partitioning Technologies*. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE. DOI: <https://doi.org/10.1109/HST.2019.8740835>
 14. Hasegawa, K., Hidano, S., Nozawa, K., Kiyomoto, S., & Togawa, N. (2022). *R-HTDetector: Robust Hardware-Trojan Detection Based on Adversarial Training*. arXiv preprint arXiv:2205.13702. DOI: <https://doi.org/10.48550/arXiv.2205.13702>
 15. Klambauer, G., Unterthiner, T., Mayr, A., & Hochreiter, S. (2017). *Self-Normalizing Neural Networks*. In Advances in Neural Information Processing Systems 30 (NIPS 2017) (pp. 972–981). DOI: <https://doi.org/10.48550/arXiv.1706.02515>
 16. He, J., Liu, Y., Yuan, Y., Hu, K., Xia, X., & Zhao, Y. (2020). *Golden Chip-Free Trojan Detection Leveraging Trojan Trigger's Side-Channel Fingerprinting*. ACM Transactions on Embedded Computing Systems, 19(5), Article 41. DOI: <https://doi.org/10.1145/3419105>
 17. Parikh, R., & Parikh, K. (2025). *Survey on Hardware Security: PUFs, Trojans, and Side-Channel Attacks*. International Journal of Engineering Research and Applications, 15(2), 30-37. DOI: <http://dx.doi.org/10.20944/preprints202501.1559.v1>
 18. Naik, V., Sahoo, R., Mahajan, S., Singh, S., & Malik, S. (2021). *Exploration of Exploitation Problem in Policy Based Deep Reinforcement Learning for Episodic and Continuous Environments*. In International Journal of Engineering and Advanced Technology (Vol. 11, Issue 2, pp. 29–34). DOI: <https://doi.org/10.35940/ijeat.b3267.1211221>
 19. T. Manjunath Kumar, R. Murugeswari, *Deep Reinforcement Learning Based on Link Prediction Method in Social Network Analysis*. (2019). In International Journal of Innovative Technology and Exploring Engineering (Vol. 9, Issue 2S2, pp. 820–826). DOI: <https://doi.org/10.35940/ijitee.b1127.1292s219>
 20. Vidhya, T., & Chandrasekar, Dr. C. (2024). *Gibbs Haversine Reinforcement Learning Based Handover For 5g Enabled Seamless Mobility in Wireless Network*. In International Journal of Recent Technology and Engineering (IJRTE) (Vol. 12, Issue 6, pp. 43–54). DOI: <https://doi.org/10.35940/ijrte.f8018.12060324>

AUTHOR'S PROFILE



Raj Sandip Parikh is a distinguished hardware engineer specializing in VLSI, ASIC design, and hardware security. He currently serves as a Product Development Engineer at Altera (Intel), San Jose, USA, where he plays a pivotal role in advancing FPGA technology. His contributions have been recognized with multiple Intel

MDE Divisional Recognition Awards for his innovative problem-solving and impact on the Agilex series FPGA production ramp. Raj holds a Master of Science in Electrical Engineering from San Jose State University (2018-2020) and has also pursued studies in Information Technology at the University of the Cumberlands. His professional expertise spans hardware security, AI-driven verification, and secure physical design methodologies. He is an active researcher, with publications including "Survey on Hardware Security: PUFs, Trojans, and Side-Channel Attacks" and "Mathematical Foundations of AI-Based Secure Physical Design Verification." His research explores cutting-edge security solutions integrating AI with VLSI design. Raj's work significantly contributes to semiconductor security, and his research has been recognized in leading academic platforms. His dedication to technological advancement and security in hardware design makes him a key contributor to the field.



Khushi Parikh, I'm an MS Computer Science student at CSU Northridge with a strong background in full-stack development, UI/UX design, and blockchain technology. I'm passionate about learning new skills and staying ahead of industry trends. I love taking on challenges that help me grow and contribute to an organization's goals. If

you're looking for a creative problem solver with a results-driven mindset, let's connect and explore how I can help your team achieve its goals!

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of the Lattice Science Publication (LSP)/ journal and/ or the editor(s). The Lattice Science Publication (LSP)/ journal and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.